|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 126 occurrences of 109 keywords
|
|
|
Results
Found 1406 publication records. Showing 1406 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
86 | Dhamin Al-Khalili, Côme Rozon, B. Stewart |
Testability analysis and fault modeling of BiCMOS circuits. |
J. Electron. Test. |
1992 |
DBLP DOI BibTeX RDF |
modeling, testability, faults, defects, BiCMOS |
75 | Kerry S. Lowe, P. Glenn Gulak |
A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1998 |
DBLP DOI BibTeX RDF |
|
75 | Azman M. Yusof, Lim Chu Aun, S. M. Rezaul Hasan |
600 MHz Digitally Controlled BiCMOS Oscillator (DCO) for VLSI Signal Processing & Communication Applications. |
Great Lakes Symposium on VLSI |
1998 |
DBLP DOI BibTeX RDF |
|
73 | Frederik Beeftink, Arjan J. van Genderen, N. P. van der Meijs |
Accurate and efficient layout-to-circuit extraction for high-speed MOS and bipolar/BiCMOS integrated circuits. |
ICCD |
1995 |
DBLP DOI BibTeX RDF |
MOS integrated circuits, bipolar integrated circuits, BiCMOS integrated circuits, layout-to-circuit extraction, high-speed MOS integrated circuits, bipolar/BiCMOS integrated circuits, device recognition, equivalent network, layout parasitics, interconnects, circuit analysis computing, circuit layout CAD, Space, Spice, device modeling |
63 | Elizabeth J. Brauer, Pradeep Elamanchili |
A Full-Swing Bootstrapped BiCMOS Buffer. |
Great Lakes Symposium on VLSI |
1997 |
DBLP DOI BibTeX RDF |
|
63 | Marc E. Levitt, Kaushik Roy 0001, Jacob A. Abraham |
BiCMOS logic testing. |
IEEE Trans. Very Large Scale Integr. Syst. |
1994 |
DBLP DOI BibTeX RDF |
|
62 | Sankaran M. Menon, Yashwant K. Malaiya, Anura P. Jayasumana |
Input Pattern Classification for Detection of Stuck-ON and Bridging Faults Using IDDQ Testing in BiCMOS and CMOS Circuits. |
VLSI Design |
1997 |
DBLP DOI BibTeX RDF |
input pattern classification, BiCMOS circuits, quiescent power supply current monitoring, enhanced I/sub DDQ/, fault diagnosis, bridging faults, CMOS circuits, I/sub DDQ/ testing, stuck-ON faults |
51 | Toshiro Akino, Kei Matsuura, Akiyoshi Yasunaga |
A high-speed domino CMOS full adder driven by a new unified-BiCMOS inverter. |
ISCAS (1) |
2005 |
DBLP DOI BibTeX RDF |
|
51 | Siyad C. Ma, Edward J. McCluskey |
Open faults in BiCMOS gates. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1995 |
DBLP DOI BibTeX RDF |
|
51 | Michele Favalli, Marcello Dalpasso, Piero Olivo, Bruno Riccò |
Analysis of resistive bridging fault detection in BiCMOS digital ICs. |
IEEE Trans. Very Large Scale Integr. Syst. |
1993 |
DBLP DOI BibTeX RDF |
|
50 | C. N. M. Marins, Luiz C. Kretly |
Minimizing the mismatch errors at the VCO and cascode buffer connections in front end of BiCMOS RFICs operating on S band. |
SBCCI |
2007 |
DBLP DOI BibTeX RDF |
Gm LC configuration oscillator, SiGe BiCMOS .35?m technology, cascode configuration, VCO, front-ends |
50 | Hung D. Nguyen, Benjamin J. Blalock, Suheng Chen |
A SiGe BiCMOS linear regulator with wideband, high power supply rejection. |
ACM Great Lakes Symposium on VLSI |
2006 |
DBLP DOI BibTeX RDF |
Heterojunction Bipolar Transistors (HBTs), Silicon Germanium (SiGe), bandgap voltage reference, linear regulator, power supply rejectionsystem-on-a-chip (SoC), BiCMOS |
39 | Wai Leng Cheong, Brian E. Owens, Hui En Pham, Christopher Hanken, Jim Le, Terri S. Fiez, Kartikeya Mayaram |
Comparison of supply noise and substrate noise reduction in SiGe BiCMOS and FDSOI processes. |
ISQED |
2009 |
DBLP DOI BibTeX RDF |
|
39 | Dimitrios N. Loizos, Paul-Peter Sotiriadis, Gert Cauwenberghs |
7-decades tunable translinear SiGe BiCMOS 3-phase sinusoidal oscillator. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
39 | Siddharth Devarajan, Ronald J. Gutmann, Kenneth Rose |
A 87 dB, 2.3 GHz, SiGe BiCMOS operational transconductance amplifier. |
ISCAS (1) |
2004 |
DBLP DOI BibTeX RDF |
|
39 | Kwang-Hyun Baek, Myung-Jun Choe, Edward Merlo, Sung-Mo Kang |
1-GS/s, 12-bit SiGe BiCMOS D/A converter for high-speed DDFs. |
ISCAS (1) |
2003 |
DBLP DOI BibTeX RDF |
|
39 | Esa Tiiliharju, Kari Halonen |
A biased low-voltage BiCMOS mixer for direct up-conversion. |
ISCAS (1) |
2003 |
DBLP DOI BibTeX RDF |
|
39 | Kwang-Hyun Baek, Myung-Jun Choe, Sung-Mo Kang |
A low-voltage high-speed BiCMOS current switch with enhanced-spectral performance. |
ISCAS (5) |
2002 |
DBLP DOI BibTeX RDF |
|
39 | Vijay Rentala, Saroj Rout, Edward Lee, Robert J. Weber |
A constant GM rail-to-rail opamp with a novel input stage for BiCMOS process. |
ISCAS (1) |
2001 |
DBLP DOI BibTeX RDF |
|
39 | P. Costa, Carlo Fiocchi, Umberto Gatti, Franco Maloberti |
High-performance BiCMOS output buffer design strategies. |
ISCAS (2) |
1999 |
DBLP DOI BibTeX RDF |
|
39 | Kaamran Raahemifar, Majid Ahmadi |
On-line IDDQ fault testing for CMOS/BiCMOS logic families. |
ISCAS (1) |
1999 |
DBLP DOI BibTeX RDF |
|
39 | Lim Chu Aun, S. M. Rezaul Hasan |
An all Digital BiCMOS Phase Lock Loop for VLSI Processors. |
Great Lakes Symposium on VLSI |
1999 |
DBLP DOI BibTeX RDF |
|
39 | Sankaran M. Menon, Anura P. Jayasumana, Yashwant K. Malaiya |
Input Pattern Classification for Transistor Level Testing of Bridging Faults in BiCMOS Circuits. |
Great Lakes Symposium on VLSI |
1996 |
DBLP DOI BibTeX RDF |
|
39 | Shaahin Hessabi, Mohamed Y. Osman, Mohamed I. Elmasry |
Differential BiCMOS logic circuits: fault characterization and design-for-testability. |
IEEE Trans. Very Large Scale Integr. Syst. |
1995 |
DBLP DOI BibTeX RDF |
|
39 | Sherif H. K. Embabi, R. Damodaran |
Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1994 |
DBLP DOI BibTeX RDF |
|
39 | Terence B. Hook |
Automatic extraction of circuit models from layout artwork for a BiCMOS technology. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1992 |
DBLP DOI BibTeX RDF |
|
38 | Shruti Jain, Pradeep K. Naik, Sunil V. Bhooshan |
BiCMOS Implementation of Cell Signaling for Cell Survival/Death. |
ICSAP |
2010 |
DBLP DOI BibTeX RDF |
Tumor Necrosis Factor-a, Epidermal Growth Factor, BiCMOS, Insulin |
38 | C. P. Moreira, Eric Kerherve, Pierre Jarry, Didier Belot |
Dual-standard BiCMOS LNA for DCS1800/W-CDMA applications. |
SBCCI |
2005 |
DBLP DOI BibTeX RDF |
dual-standard dual-mode operation, noise/input impedance optimization methodology, low-noise amplifier, BiCMOS |
36 | Robert Rieger, John Taylor 0002, Nick Donaldson |
Low noise preamplifier design for nerve cuff electrode recording systems. |
ISCAS (5) |
2002 |
DBLP DOI BibTeX RDF |
|
35 | Jaime Martínez-Castillo, Alejandro Díaz-Sánchez, Alfonso Torres-Jácome, Roberto S. Murphy-Arteaga, Jesús L. Finol |
Bi-CMOS Opto-Electronic Reception System for Application in High-Frequencies. |
CONIELECOMP |
2004 |
DBLP DOI BibTeX RDF |
OEIC receiver, transimpedance amplifier, low-noise amplifier, BiCMOS, TIA |
35 | Sadiq M. Sait, Habib Youssef, Munir M. Zahra |
Tabu Search Based Circuit Optimization. |
Great Lakes Symposium on VLSI |
1998 |
DBLP DOI BibTeX RDF |
CMOS/BiCMOS, Mixed Technologies, Tabu Search, Search Algorithms, Critical Path, False Path, Circuit Optimization |
35 | Eckhard Grass, Simon Jones |
Asynchronous circuits based on multiple localised current-sensing completion detection. |
ASYNC |
1995 |
DBLP DOI BibTeX RDF |
dual rail coding, Current-Sensing Completion Detection, Current-Sensing Circuits, logic design, power consumption, asynchronous circuits, asynchronous circuits, granularity, parallel multiplier, BiCMOS |
35 | Qiang Li, David B. Gustavson |
Fat-tree for local area multiprocessors. |
IPPS |
1995 |
DBLP DOI BibTeX RDF |
local area multiprocessors, LAMP, high-performance low-cost parallel computing, LAN-size area, remote data cache, high performance multiprocessor, point-to-point physical connections, high system throughput, fat-tree topology, cable length, link clock speeds, biCMOS chips, performance evaluation, parallel architectures, parallel architecture, multiprocessor interconnection networks, local area networks, latency, packet switching, packet switch, CMOS, shared memory systems, distributed memory systems, simulation results, cache storage, system buses, SCI, buffer requirements, distributed-shared-memory multiprocessor, scalable coherent interface |
35 | Louis Monier, Ramsey W. Haddad, Jeremy Dion |
Recursive layout generation. |
ARVLSI |
1995 |
DBLP DOI BibTeX RDF |
BiCMOS digital integrated circuits, recursive layout generation, layout directives, netlist description, hand-drawn layout, synthesized layout, overall layout, dense VLSI, VLSI, logic CAD, circuit layout CAD, microprocessor chips, microprocessor chips, VLSI chips, seamless integration |
29 | Venkata Vanukuru, Hari Kakara, Santosh Gedela, Vaibhav Ruparelia, Prateek Kumar Sharma |
Analog/mmWave Circuit Demonstrations in State-of-the-Art SiGe BiCMOS Process for 5G and Optical Transceivers. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Justin J. Kim, Wonho Lee, James F. Buckwalter |
A 12-162 GHz Distributed Amplifier in a 45-nm BiCMOS SOI Process Achieving 2.67 THz Gain-Bandwidth Using an Active Bias Termination. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Batuhan Sutbas, Mohamed Hussein Eissa, Gerhard Kahmen |
A Ka-Band VCO Chip with Integrated Dividers Using 1.5 V Supply in 130-nm SiGe BiCMOS Technology for Low-Power Radar Sensors. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Shuvadip Ghosh, Hao Li 0053, Nils Pohl |
Low Phase Noise and Low Power Consumption Magnetic Cross-Coupled Push-Push VCO in SiGe BiCMOS Technology. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Melika Dedovic, Florian Vogelsang, Hakan Papurcu, Klaus Aufinger, Nils Pohl |
A 61-187.2-GHz Traveling Wave Push-Push Frequency Doubler in a 130 nm SiGe:C BiCMOS Technology With 101.7% Fractional Bandwidth. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Guy Torfs, Bart Moeneclaey, Joris Lambrecht, Cedric Bruynsteen, Jakob Declerq, Shengpu Niu, Nishant Singh, Marijn Verbeke, Xin Yin, Peter Ossieur, Johan Bauwelinck |
High-Speed SiGe BiCMOS Circuits for Optical Communication. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Hiroshi Uemura, Taichi Misawa, Naoki Itabashi, Munetaka Kurokawa, Yoshiyuki Sugimoto, Seiji Kumagai, Masaru Takechi, Keiji Tanaka |
A 19-dB Peaking at 72-GHz and 4.1-Vppd Output Swing SiGe BiCMOS Linear Driver with Dynamic Cascode Output Buffer. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Justin Romstadt, Tobias Welling, Florian Vogelsang, Muhammed Ali Yildirim, Klaus Aufinger, Nils Pohl |
A 377-416 GHz Push-Push Frequency Doubler with Driving Stage and Transformer-Based Mode Separation in SiGe BiCMOS. |
BCICTS |
2023 |
DBLP DOI BibTeX RDF |
|
29 | Arya Moradinia, Clifford D. Y. Cheon, Christopher T. Coen, Nelson E. Lourenco, Adilson S. Cardoso, John D. Cressler |
A 42.5-51.0 GHz SiGe BiCMOS Integrated Tunable Bandpass Filter and Attenuator. |
BCICTS |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Sidharth Thomas, Sam Razavian, Wei Sun, Anthony D. Kim, Yu Wu, Benjamin S. Williams, Aydin Babakhani |
Broadband 0.4-4 THz Generation in 90nm SiGe BiCMOS. |
BCICTS |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Uppili S. Raghunathan, Saurabh Sirohi, Vaibhav Ruparelia, Prateek Kumar Sharma, Dimitris P. Ioannou, Vibhor Jain, H. K. Kakara, S. Gedela, Venkat Vanukuru, P. Dongmo, C. Luce, R. Hazbun, R. Krishnasamy, J. Hwang, M. Levy, Kristin Welch, S. Liu, B. Cucci, S. Cole, J. Kantarovsky, A. Vallett, I. McCallum-Cook, M. Yu, R. Phelps, A. Divergilio, A. Sturm, M. Peters, S. Johnson, R. Rassel, M. Lagerquist, M. Kerbaugh, K. Newton, J. Pekarik, Q. Liu |
Performance Improvements of SiGe HBTs in 90nm BiCMOS Process with fT/fmax of 340/410 GHz. |
BCICTS |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Florian Vogelsang, Christian Bredendiek, Jan Schopfel, Holger Rücker, Nils Pohl |
A Static Frequency Divider up to 163 GHz in SiGe-BiCMOS Technology. |
BCICTS |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Ata S. Nazhad, Amirreza Alizadeh, Milad Frounchi, John D. Cressler, Bertan Bakkaloglu, Sayfe Kiaei |
A 5-GHz Injection-Locked Delay Cell with 10-25 ns Adjustable Group-Delay in a 130-nm SiGe BiCMOS Technology. |
BCICTS |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Rabia Fatima Riaz, Manu Viswambharan Thayyil, Jens Wagner, Lucas Wetzel, Dimitrios A. Prousalis, Frank Ellinger |
A Multiple Input and Gain Adjustable Phase Detector in 130 nm SiGe BiCMOS Technology. |
BCICTS |
2022 |
DBLP DOI BibTeX RDF |
|
29 | S. Phillips, Ed Preisler, J. Zheng, S. Chaudhry, M. Racanelli, Markus Müller, Michael Schröter, W. McArthur, D. Howard |
Advances in foundry SiGe HBT BiCMOS processes through modeling and device scaling for ultra-high speed applications. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Mark D. Hickle, Kevin Grout, Curtis Grens, Gregory M. Flewelling, Steven Eugene Turner |
A Single-Chip 25.3-28.0 GHz SiGe BiCMOS PLL with -134 dBc/Hz Phase Noise at 10 MHz Offset and -96 dBc Reference Spurs. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Tong Liu, Yuanming Zhu, Anil Korkmaz, Siamak Delshadpour, Samuel Palermo |
A 40Gb/s Linear Redriver with Multi-Band Equalization in 130nm SiGe BiCMOS. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Peter Magnée, Domine Leenaerts, Mark P. van der Heijden, Thanh Viet Dinh, Ivan To, Ihor Brunets |
The future of SiGe BiCMOS: bipolar amplifiers for high-performance millimeter-wave applications. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Sascha Breun, Albert-Marcel Schrotz, Marco Dietz, Vadim Issakov, Robert Weigel |
A 268-325 GHz 5.2 dBm Psat Frequency Doubler Using Transformer-Based Mode Separation in SiGe BiCMOS Technology. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Bart Moeneclaey, Michiel Verplaetse, Hannes Ramon, Nishant Singh, Haolin Li, Joris Van Kerrebrouck, Xin Yin, Guy Torfs |
A 6-bit 56-GSa/s DAC in 55 nm SiGe BiCMOS. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Tobias Tannert, Markus Grözing, Manfred Berroth, Christian Schmidt 0001, Jung Han Choi, Christoph Caspar, Jonathan Schostak, Volker Jungnickel, Ronald Freund, Holger Rücker |
Analog 2: 1 Multiplexer with over 110 GHz Bandwidth in SiGe BiCMOS Technology. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Adel Fatemi, Gerhard Kahmen, Andrea Malignaggi |
A Multi-mode Linear Optical Modulator Driver Circuit in 130 nm SiGe BiCMOS Technology. |
BCICTS |
2021 |
DBLP DOI BibTeX RDF |
|
29 | Aniello Franzese, Mohamed Hussein Eissa, Thomas Mausolf, Dietmar Kissinger, Renato Negra, Andrea Malignaggi |
Ultra Broadband Low-Power 70 GHz Active Balun in 130-nm SiGe BiCMOS. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Sri Navaneeth Easwaran, Sunil Kashyap Kashyap, Deepak Sreedharan, R. Hubbard, V. Devarajan, W. Ray |
Configurable and Scalable High-Side or Low-Side Driver in BiCMOS with 20dBµV Emission at 88MHz. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Arya Moradinia, Rafael Perez Martinez, Jeffrey W. Teng, Nelson Sepúlveda-Ramos, Harrison Lee 0002, John D. Cressler |
Circuit-Level Safe-Operating-Area of a High-Speed SiGe BiCMOS Wireline Driver. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Lorenzo Paolozzi, Giuseppe Iacobucci, Pierpaolo Valerio |
Fast pixel sensors for ionizing particles integrated in SiGe BiCMOS. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Michael Collisi, Michael Möller 0004 |
A 120 GS/s 2: 1 Analog Multiplexer with High Linearity in SiGe-BiCMOS Technology. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Edward Preisler |
A Commercial Foundry Perspective of SiGe BiCMOS Process Technologies. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Vadim Issakov, Andreas Werthof |
A 10 mW LNA with Temperature Compensation for 24 GHz Radar Applications in SiGe BiCMOS. |
BCICTS |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Yunyi Gong, Seokchul Lee, Hanbin Ying, Anup P. Omprakash, Edward Gebara, Huifang Gu, Charles Nicholls, John D. Cressler |
A Broadband Logarithmic Power Detector Using 130 nm SiGe BiCMOS Technology. |
BCICTS |
2019 |
DBLP DOI BibTeX RDF |
|
29 | Andrea Bilato, Vadim Issakov, Andrea Bevilacqua |
A 114-126 GHz Frequency Quintupler with >36 dBc Harmonic Rejection in 0.13 μm SiGe BiCMOS. |
BCICTS |
2019 |
DBLP DOI BibTeX RDF |
|
29 | Abhiram Chakraborty, Mohamed Hamouda, Yijue Chen, Claus Lautenschlager, Daniel Englisch, Muhammad Qureshi, Ngoc-Hoa Huynh, Klaus Hoenninger, Hans-Peter Forstner |
A Scalable Multimode 24-GHz Radar Transceiver for Industrial and Consumer Applications in a 0.13µm SiGe BiCMOS Technology. |
BCICTS |
2019 |
DBLP DOI BibTeX RDF |
|
29 | Weihu Wang, Brian A. Floyd |
Comparison of 10/20/40 GHz Quadrature VCOs for W-band FMCW Radar Systems in 90nm SiGe BiCMOS Technology. |
BCICTS |
2019 |
DBLP DOI BibTeX RDF |
|
29 | Philipp Thomas, Matthias Buck 0001, Markus Grözing, Manfred Berroth, J. Rauscher, Michael Epp, M. Schlumpp |
An Adaptable 6.4 - 32 GS/s Track-and-Hold Amplifier with Track-Mode Masking for High Signal Power Applications in 55 nm SiGe-BiCMOS. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Vadim Issakov, Sebastian Kehl-Waas, Radu Ciocoveanu, Werner Simbürger, Angelika Geiselbrechtinger |
A 6 kV ESD-Protected Low-Power 24 GHz LNA for Radar Applications in SiGe BiCMOS. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Pascal Chevalier 0002, Wolfgang Liebl, Holger Rücker, Alexis Gauthier, Dirk Manger, Bernd Heinemann, Grégory Avenier, Josef Böck |
SiGe BiCMOS Current Status and Future Trends in Europe. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Kefei Wu, Bassem Fahs, Mona Mostafa Hella |
A 220 GHz OOK Outphasing Transmitter in 130-nm BiCMOS Technology. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Alvin Joseph, Vibhor Jain, Shih Ni Ong, Randy Wolf, Suh Fei Lim, Jagar Singh |
Technology Positioning for mm Wave Applications: 130/90nm SiGe BiCMOS vs. 28nm RFCMOS. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Sri Navaneeth Easwaran, A. Chen, T. Duryea, D. Rollman |
40V High Side PSI5 Transceiver with 65dBµV Conducted Emission Level in a BiCMOS Process. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Badou Sene, Vadim Issakov |
A Low-Power Triple-Loop Feedback Broadband LNA in a 130 nm SiGe BiCMOS Technology. |
BCICTS |
2018 |
DBLP DOI BibTeX RDF |
|
29 | Jashojiban Banik, Keng L. Wong, George L. Geannopoulos, Chung Y. Joseph Yip |
A high performance 0.35-μm 3.3-V BiCMOS technology optimized for product porting from a 0.6-μm 3.3-V BiCMOS technology. |
IEEE J. Solid State Circuits |
1996 |
DBLP DOI BibTeX RDF |
|
29 | Hitoshi Okamura, Takao Atsumo, Koichi Takeda, Masahide Takada, Kiyotaka Imai, Yasushi Kinoshita, Tom Yamazaki |
A sub-2.0 V BiCMOS logic circuit with a BiCMOS charge pump. |
IEEE J. Solid State Circuits |
1996 |
DBLP DOI BibTeX RDF |
|
29 | Chung-Yu Wu, Yuh-Kuang Tseng |
Bipolar bootstrapped multi-emitter BiCMOS (B2M-BiCMOS) logic for low-voltage applications. |
ICECS |
1996 |
DBLP DOI BibTeX RDF |
|
29 | James B. Kuo, K. W. Su, J. H. Lou, S. S. Chen, C. S. Chiang |
A 1.5 V full-swing BiCMOS dynamic logic gate circuit suitable for VLSI using low-voltage BiCMOS technology. |
IEEE J. Solid State Circuits |
1995 |
DBLP DOI BibTeX RDF |
|
29 | James B. Kuo, K. W. Su, J. H. Lou |
A BiCMOS dynamic multiplier using Wallace tree reduction architecture and 1.5-V full-swing BiCMOS dynamic logic circuit. |
IEEE J. Solid State Circuits |
1995 |
DBLP DOI BibTeX RDF |
|
29 | James B. Kuo, K. W. Su, J. H. Lou |
A BiCMOS Dynamic Multiplier Using Wallace Tree Reduction Architecture and 1.5V Full-Swing BiCMOS Dynamic Logic Circuit. |
ISCAS |
1994 |
DBLP DOI BibTeX RDF |
|
27 | Tjaart A. K. Opperman, Saurabh Sinha |
A 5 GHz BiCMOS I/Q VCO with 360degree variable phase outputs using the vector sum method. |
PIMRC |
2008 |
DBLP DOI BibTeX RDF |
|
27 | Chang-Soon Choi, Eckhard Grass, Frank Herzel, Maxim Piz, Klaus Schmalz, Yaoming Sun, Srdjan Glisic, Milos Krstic, Klaus Tittelbach-Helmrich, Marcus Ehrig, Wolfgang Winkler, Rolf Kraemer, Christoph Scheytt |
60GHz OFDM hardware demonstrators in SiGe BiCMOS: State-of-the-art and future development. |
PIMRC |
2008 |
DBLP DOI BibTeX RDF |
|
27 | Philip Jacob 0001, Aamir Zia, Okan Erdogan, Paul M. Belemjian, Peng Jin, Jin Woo Kim, Michael Chu, Russell P. Kraft, John F. McDonald 0001 |
Amdahl's figure of merit, SiGe HBT BiCMOS, and 3D chip stacking. |
ICCD |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Tiejun Cao, Hung P. Hoang 0002, Beth O. Woods, H. Alan Mantooth |
A SiGe BiCMOS Variable Gain Amplifier for Cryogenic Temperature Applications. |
ISCAS |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Eckhard Grass, Frank Herzel, Maxim Piz, Klaus Schmalz, Yaoming Sun, Srdjan Glisic, Milos Krstic, Klaus Tittelbach-Helmrich, Marcus Ehrig, Wolfgang Winkler, Christoph Scheytt, Rolf Kraemer |
60 GHz SiGe-BiCMOS Radio for OFDM Transmission. |
ISCAS |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Samiran Halder, Sabbir A. Osmany, Hans Gustat, Bernd Heinemann |
A 10GS/s 2Vpp emitter follower only track and hold amplifier in SiGe BiCMOS technology. |
ISCAS |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Luis Hernández 0003, Enrique Prefasi, Pieter Rombouts |
A continuous-time band-pass Sigma Delta modulator implemented in 0.35µm BiCMOS using transmission lines. |
ISCAS |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Hai Chen, Xiaobo Wu, Xiaolang Yan |
A BiCMOS Low Voltage Low Distortion Class AB Amplifier. |
APCCAS |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Santanu Sarkar 0002, Arindrajit Ghosh, Swapna Banerjee |
A Fully Differential 11mW 10-bit 200MS/s Sample and Hold in 0.25µm BiCMOS Technology. |
APCCAS |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Francesco Centurelli, Alessandro Golfarelli, Jesus Guinea, Leonardo Masini, Damiana Morigi, Massimo Pozzoni, Giuseppe Scotti, Alessandro Trifiletti |
A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability. |
IEEE Trans. Very Large Scale Integr. Syst. |
2005 |
DBLP DOI BibTeX RDF |
|
27 | C. P. Moreira, Alexandre A. Shirakawa, Eric Kerherve, Jean-Marie Pham, Pierre Jarry, Didier Belot, Pascal Ancey |
Design of a fully-integrated BiCMOS/FBAR reconfigurable RF receiver front-end. |
SBCCI |
2005 |
DBLP DOI BibTeX RDF |
BAW technology, FBAR integrated filters, RF receiver front-end, direct conversion receiver architecture, dual-standard operation, low noise amplifier |
27 | Iasonas F. Triantis, Andreas Demosthenous |
A BiCMOS ENG amplifier with high SIR output. |
ISCAS (1) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | Qiong Wu 0013, Albert Z. Wang |
A 12 bits/200 MHz resolution/sampling/power-optimized ADC in 0.25µm SiGe BiCMOS. |
ISCAS (6) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | Jaana Riikonen, Mikko Aho, Väinö Hakkarainen, Kari Halonen, Lauri Sumanen |
A 10-bit 400-MS/s 170 mW 4-times interleaved A/D converter in 0.35µm BiCMOS. |
ISCAS (5) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | Phanumas Khumsat, Apisak Worapishet |
Application of reverse-active npns for compact, wide-tuning fT-integration-based filters in SiGe HBT BiCMOS technology. |
ISCAS (6) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | Haigang Feng, Qiong Wu 0013, Xiaokang Guan, Rouying Zhan, Albert Z. Wang, Liwu Yang |
A 5 GHz sub-harmonic direct down-conversion mixer for dual-band system in 0.35µm SiGe BiCMOS. |
ISCAS (5) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | Giuseppe de Vita, Giuseppe Iannaccone |
Ultra low power RF section of a passive microwave RFID transponder in 0.35µm BiCMOS. |
ISCAS (5) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | Yiming Chen, Xiaojuen Yuan, David Scagnelli, James Mecke, Jeff Gross, David L. Harame |
Demonstration of a SiGe RF LNA Design Using IBM Design Kits in 0.18um SiGe BiCMOS Technology. |
DATE |
2004 |
DBLP DOI BibTeX RDF |
|
27 | Frank Ellinger, Corrado Carta, Lucio Rodoni, George von Büren, David Barras, Martin L. Schmatz, Heinz Jäckel |
BiCMOS Variable Gain LNA at C-Band with Ultra Low Power Consumption for WLAN. |
ICT |
2004 |
DBLP DOI BibTeX RDF |
|
27 | Sami Karvonen, Tom A. D. Riley, Sami Kurtti, Juha Kostamovaara |
A 50-MHz BiCMOS quadrature charge sampler and complex bandpass SC filter for narrowband applications. |
ISCAS (1) |
2004 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #100 of 1406 (100 per page; Change: ) Pages: [ 1][ 2][ 3][ 4][ 5][ 6][ 7][ 8][ 9][ 10][ >>] |
|