Search    Browse

The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for Montecito with no syntactic query expansion in all metadata.

Publication years (Num. hits)
2005 (1) 2006 (1) 2008 (1) 2009 (2) 2019 (1)
Publication types (Num. hits)
article(5) inproceedings(1)
Venues (Conferences, Journals, ...)
IEEE Des. Test Comput.(2) ACM SIGOPS Oper. Syst. Rev.(1) IEEE Micro(1) ISPRS Int. J. Geo Inf.(1) SPEC Benchmark Workshop(1)
Authors
Cameron McNairy(2) Alexander V. Veidenbaum(1) Alexandru Nicolau(1) Arun Kejariwal(1) Daniel M. Lavery(1) Darshan Desai(1) Dave Chan(1) Deqiang Cheng(1) Dong Hyuk Woo(1) Eric S. Fetzer(1) Gerolf Hoflehner(1) Hsien-Hsin S. Lee(1) Rohit Bhatia(1) Sachin S. Sapatnekar(1) Yifei Cui(1)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 7 occurrences of 7 keywords
Results
Found 6 publication records. Showing 6 according to the selection in the facets
Hits ?▲ Authors Title Venue Year Link Author keywords
93Darshan Desai, Gerolf Hoflehner, Arun Kejariwal, Daniel M. Lavery, Alexandru Nicolau, Alexander V. Veidenbaum, Cameron McNairy Performance Characterization of Itanium® 2-Based Montecito Processor. Search on Bibsonomy SPEC Benchmark Workshop The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
67Cameron McNairy, Rohit Bhatia Montecito: A Dual-Core, Dual-Thread Itanium Processor. Search on Bibsonomy IEEE Micro The full citation details ... 2005 DBLP  DOI  BibTeX  RDF Reliability, Power Management, Cache memories, Multithreaded processors, Testing and Fault-Tolerance
40Yifei Cui, Deqiang Cheng, Dave Chan Investigation of Post-Fire Debris Flows in Montecito. Search on Bibsonomy ISPRS Int. J. Geo Inf. The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
36Eric S. Fetzer Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor Design. Search on Bibsonomy IEEE Des. Test Comput. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF dual core, Itanium microprocessor, Montecito, adaptive circuits, cache safe technology, active clock deskew, process variation, power measurement
26Dong Hyuk Woo, Hsien-Hsin S. Lee PROPHET: goal-oriented provisioning for highly tunable multicore processors in cloud computing. Search on Bibsonomy ACM SIGOPS Oper. Syst. Rev. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
26Sachin S. Sapatnekar Adapting to the times [review of Adaptive Techniques for Dynamic Processor Optimization: Theory and Practice (Wang, A. and Naffziger, S., Eds.; 2008)]. Search on Bibsonomy IEEE Des. Test Comput. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #6 of 6 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license