The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for PPSFP with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1989-2010 (10)
Publication types (Num. hits)
article(4) inproceedings(6)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 17 occurrences of 12 keywords

Results
Found 10 publication records. Showing 10 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
95Chul Young Lee, D. M. H. Walker PROBE: A PPSFP Simulator for Resistive Bridging Faults. Search on Bibsonomy VTS The full citation details ... 2000 DBLP  DOI  BibTeX  RDF PPSFP, fault model, fault simulation, bridging fault, resistive bridging faults
69Byung S. So, Charles R. Kime A fault simulation method: Parallel pattern critical path tracing. Search on Bibsonomy J. Electron. Test. The full citation details ... 1993 DBLP  DOI  BibTeX  RDF parallel pattern simulation, single fault propagation, fault simulation, Critical path tracing
65Firas Khadour, Xiaoling Sun Fast Signature Simulation for PPSFP Simulators. Search on Bibsonomy DFT The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
52Michael A. Kochte, Marcel Schaal, Hans-Joachim Wunderlich, Christian G. Zoellin Efficient fault simulation on many-core processors. Search on Bibsonomy DAC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF PPSFP, parallel fault simulation, many-core processors
52Kuen-Jong Lee, Jing-Jou Tang, Tsung-Chu Huang, Cheng-Liang Tsai Combination Of Automatic Test Pattern Generation And Built-In Intermediate Voltage Sensing For Detecting CMOS Bridging Faults. Search on Bibsonomy Asian Test Symposium The full citation details ... 1996 DBLP  DOI  BibTeX  RDF CMOS bridging faults detection, ATPG system, built-in intermediate voltage sensing, BIFEST system, PODEM-like process, PPSFP-based process, logic monitoring, gate threshold ranges, Byzantine General's Command Problem, feedback bridging faults, parallel pattern single fault propagation, fault modelling, fault simulation, fault coverage, greedy algorithm, CMOS logic circuits
46Vinod Narayanan, Vijay Pitchumani Fault simulation on massively parallel SIMD machines algorithms, implementations and results. Search on Bibsonomy J. Electron. Test. The full citation details ... 1992 DBLP  DOI  BibTeX  RDF parallel algorithms, parallel processing, Fault simulation
29Piet Engelke, Bernd Becker 0001, Michel Renovell, Jürgen Schlöffel, Bettina Braitling, Ilia Polian SUPERB: Simulator utilizing parallel evaluation of resistive bridges. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF PPSFP, SPPFP, fault mapping, Resistive bridging faults, bridging fault simulation
23Hugo Cheung, Sandeep K. Gupta Accurate modeling and fault simulation of Byzantine resistive bridges. Search on Bibsonomy ICCD The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
23Kuen-Jong Lee, Jing-Jou Tang, Tsung-Chu Huang BIFEST: a built-in intermediate fault effect sensing and test generation system for CMOS bridging faults. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
23Vinod Narayanan, Vijay Pitchumani A Massively Parallel Algorithm for Fault Simulation on the Connection Machine. Search on Bibsonomy DAC The full citation details ... 1989 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #10 of 10 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license