|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 10 occurrences of 10 keywords
|
|
|
Results
Found 36 publication records. Showing 36 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
87 | Balaram Sinharoy |
POWER7 multi-core processor design. |
MICRO |
2009 |
DBLP DOI BibTeX RDF |
|
60 | Ronald N. Kalla, Balaram Sinharoy, William J. Starke, Michael S. Floyd |
Power7: IBM's Next-Generation Server Processor. |
IEEE Micro |
2010 |
DBLP DOI BibTeX RDF |
Power7, eDRAM, DDR3, SMT operation, PowerPC architecture, processor, IBM, RAS |
60 | Karthick Rajamani, Freeman L. Rawson III, Malcolm S. Ware, Heather Hanson, John B. Carter, Todd J. Rosedahl, Andrew J. Geissler, Guillermo J. Silva, Hong Hua |
Power-performance management on an IBM POWER7 server. |
ISLPED |
2010 |
DBLP DOI BibTeX RDF |
POWER7, SPECpower_ssj2008, fan control, power management, energy savings, DVFS |
30 | Barbara M. Chapman |
Managing Multicore with OpenMP (Extended Abstract). |
PVM/MPI |
2008 |
DBLP DOI BibTeX RDF |
|
28 | David Prat, Cristobal Ortega, Marc Casas, Miquel Moretó, Mateo Valero |
Adaptive and application dependent runtime guided hardware prefetcher reconfiguration on the IBM POWER7. |
CoRR |
2015 |
DBLP BibTeX RDF |
|
28 | Yazhou Zu, Charles R. Lefurgy, Jingwen Leng, Matthew Halpern, Michael S. Floyd, Vijay Janapa Reddi |
Adaptive guardband scheduling to improve system-level efficiency of the POWER7+. |
MICRO |
2015 |
DBLP DOI BibTeX RDF |
|
28 | Michael Knobloch, Maciej Foszczynski, Willi Homberg, Dirk Pleiter, Hans Böttiger |
Mapping fine-grained power measurements to HPC application runtime characteristics on IBM POWER7. |
Comput. Sci. Res. Dev. |
2014 |
DBLP DOI BibTeX RDF |
|
28 | Shinobu Miwa, Charles Lefurgy |
Evaluation of Core Hopping on POWER7. |
SIGMETRICS Perform. Evaluation Rev. |
2014 |
DBLP DOI BibTeX RDF |
|
28 | Víctor Jiménez, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, Pradip Bose, Francis P. O'Connell, Bruce G. Mealey |
Adaptive Prefetching on POWER7: Improving Performance and Power Consumption. |
ACM Trans. Parallel Comput. |
2014 |
DBLP DOI BibTeX RDF |
|
28 | Philipp Gschwandtner, Michael Knobloch, Bernd Mohr, Dirk Pleiter, Thomas Fahringer |
Modeling CPU Energy Consumption of HPC Applications on the IBM POWER7. |
PDP |
2014 |
DBLP DOI BibTeX RDF |
|
28 | Charles Lefurgy, Alan J. Drake, Michael S. Floyd, Malcolm Allen-Ware, Bishop Brock, José A. Tierno, John B. Carter, Robert W. Berry |
Active Guardband Management in Power7+ to Save Energy and Maintain Reliability. |
IEEE Micro |
2013 |
DBLP DOI BibTeX RDF |
|
28 | Michael S. Floyd, Alan J. Drake, Nicole S. Schwartz, Robert W. Berry, Charles Lefurgy, Malcolm S. Ware, Karthick Rajamani, Victor V. Zyuban, Richard L. Willaman, Ruby M. Zgabay |
Runtime power reduction capability of the IBM POWER7+ chip. |
IBM J. Res. Dev. |
2013 |
DBLP DOI BibTeX RDF |
|
28 | John S. Liberty, Adrian Barrera, David W. Boerstler, Thomas B. Chadwick, Scott R. Cottier, H. Peter Hofstee, Julie A. Rosser, Marty L. Tsai |
True hardware random number generation implemented in the 32-nm SOI POWER7+ processor. |
IBM J. Res. Dev. |
2013 |
DBLP DOI BibTeX RDF |
|
28 | Victor V. Zyuban, Scott A. Taylor, Birger Christensen, A. R. Hall, Christopher J. Gonzalez, Joshua Friedrich, Frances Clougherty, Jon Tetzloff, Rajeev R. Rao |
IBM POWER7+ design for higher frequency at fixed power. |
IBM J. Res. Dev. |
2013 |
DBLP DOI BibTeX RDF |
|
28 | Bart Blaner, Bülent Abali, Brian M. Bass, Suresh Chari, Ronald N. Kalla, Steven R. Kunkel, Kenneth Lauricella, Ross Leavens, John J. Reilly, Peter A. Sandon |
IBM POWER7+ processor on-chip accelerators for cryptography and active memory expansion. |
IBM J. Res. Dev. |
2013 |
DBLP DOI BibTeX RDF |
|
28 | Alan J. Drake, Michael S. Floyd, Richard L. Willaman, Derek J. Hathaway, Joshua Hernandez, Crystal Soja, Marshall D. Tiner, Gary D. Carpenter, Robert M. Senger |
Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor. |
ISLPED |
2013 |
DBLP DOI BibTeX RDF |
|
28 | Gabriel Mateescu, Gregory H. Bauer, Robert A. Fiedler |
Optimizing matrix transposes using a POWER7 cache model and explicit prefetching. |
SIGMETRICS Perform. Evaluation Rev. |
2012 |
DBLP DOI BibTeX RDF |
|
28 | Víctor Jiménez, Roberto Gioiosa, Francisco J. Cazorla, Alper Buyuktosunoglu, Pradip Bose, Francis P. O'Connell |
Making data prefetch smarter: adaptive prefetching on POWER7. |
PACT |
2012 |
DBLP DOI BibTeX RDF |
|
28 | Gabriel Ilie Tanase, Gheorghe Almási 0001, Hanhong Xue, Charles Archer |
Composable, non-blocking collective operations on power7 IH. |
ICS |
2012 |
DBLP DOI BibTeX RDF |
|
28 | Stelios Manousopoulos, Miquel Moretó, Roberto Gioiosa, Nectarios Koziris, Francisco J. Cazorla |
Characterizing thread placement in the IBM POWER7 processor. |
IISWC |
2012 |
DBLP DOI BibTeX RDF |
|
28 | Dieter F. Wendel, Ronald N. Kalla, James D. Warnock, Robert Cargnoni, Sam G. Chu, Joachim G. Clabes, Daniel Dreps, David Hrusecky, Joshua Friedrich, Md. Saiful Islam 0004, James A. Kahle, Jens Leenstra, Gaurav Mittal, Jose Paredes, Juergen Pille, Phillip J. Restle, Balaram Sinharoy, George Smith, William J. Starke, Scott A. Taylor, James Van Norstrand, Stephen Weitzel, Phillip G. Williams, Victor V. Zyuban |
POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor. |
IEEE J. Solid State Circuits |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Michael S. Floyd, Malcolm Allen-Ware, Karthick Rajamani, Bishop Brock, Charles Lefurgy, Alan J. Drake, Lorena Pesantez, Tilman Gloekler, José A. Tierno, Pradip Bose, Alper Buyuktosunoglu |
Introducing the Adaptive Energy Management Features of the Power7 Chip. |
IEEE Micro |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Ramakrishnan Rajamony, L. Baba Arimilli, Kevin J. Gildea |
PERCS: The IBM POWER7-IH high-performance computing system. |
IBM J. Res. Dev. |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Joshua Friedrich, Ruchir Puri, Uwe Brandt, Markus Bühler, Jack DiLullo, Jeremy Hopkins, Mozammel Hossain, Michael A. Kazda, Joachim Keinert, Zahi M. Kurzum, Douglass Lamb, Alice Lee, Frank Musante, Jens Noack, Peter J. Osler, Stephen D. Posluszny, Haifeng Qian, Shyam Ramji, Vasant B. Rao, Lakshmi N. Reddy, Haoxing Ren, Thomas E. Rosser, Benjamin R. Russell, Cliff C. N. Sze, Gustavo E. Téllez |
Design methodology for the IBM POWER7 microprocessor. |
IBM J. Res. Dev. |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Michael S. Floyd, Malcolm Allen-Ware, Karthick Rajamani, Tilman Gloekler, Bishop Brock, Pradip Bose, Alper Buyuktosunoglu, Juan C. Rubio, Birgit Schubert, Bruno Spruth, José A. Tierno, Lorena Pesantez |
Adaptive energy-management features of the IBM POWER7 chip. |
IBM J. Res. Dev. |
2011 |
DBLP DOI BibTeX RDF |
|
28 | J. A. Herdman, W. P. Gaudin, David Turland, Simon D. Hammond |
Benchmarking and modelling of POWER7, Westmere, BG/P, and GPUs: an industry case study. |
SIGMETRICS Perform. Evaluation Rev. |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Charles Lefurgy, Alan J. Drake, Michael S. Floyd, Malcolm Allen-Ware, Bishop Brock, José A. Tierno, John B. Carter |
Active management of timing guardband to save energy in POWER7. |
MICRO |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Maarten Boersma, Michael Kroener, Christophe Layer, Petra Leber, Silvia M. Müller, Kerstin Schelm |
The POWER7 Binary Floating-Point Unit. |
IEEE Symposium on Computer Arithmetic |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Kevin J. Barker, Adolfy Hoisie, Darren J. Kerbyson |
An early performance analysis of POWER7-IH HPC systems. |
SC |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Darren J. Kerbyson, Kevin J. Barker |
Analyzing the Performance Bottlenecks of the POWER7-IH Network. |
CLUSTER |
2011 |
DBLP DOI BibTeX RDF |
Performance Analysis, High Performance Computing, Performance Optimization, Task mapping |
28 | Allon Adir, Amir Nahir, Gil Shurek, Avi Ziv, Charles Meissner, John Schumann |
Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor. |
DAC |
2011 |
DBLP DOI BibTeX RDF |
|
28 | Luigi Brochard, Raj Panda, Sid Vemuganti |
Optimizing performance and energy of HPC applications on POWER7. |
Comput. Sci. Res. Dev. |
2010 |
DBLP DOI BibTeX RDF |
|
28 | L. Baba Arimilli, Steve Baumgartner, Scott Clark, Daniel Dreps, David W. Siljenberg, Andrew Maki |
The IBM POWER7 HUB module: A terabyte interconnect switch for high-performance computer systems. |
Hot Chips Symposium |
2010 |
DBLP DOI BibTeX RDF |
|
28 | William J. Starke |
POWER7: IBM's next generation, balanced POWER server chip. |
Hot Chips Symposium |
2009 |
DBLP DOI BibTeX RDF |
|
28 | Ronald N. Kalla, Balaram Sinharoy |
POWER7: IBM's next generation server processor. |
Hot Chips Symposium |
2009 |
DBLP DOI BibTeX RDF |
|
28 | Klaus-Dieter Schubert |
POWER7 - Verification challenge of a multi-core processor. |
ICCAD |
2009 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #36 of 36 (100 per page; Change: )
|
|