|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 129 occurrences of 98 keywords
|
|
|
|
|
Results
Found 144 publication records. Showing 144 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 75 | Pawel Gepner, David L. Fraser, Michal Filip Kowalik |
Second Generation Quad-Core Intel Xeon Processors Bring 45 nm Technology and a New Level of Performance to HPC Applications.  |
ICCS (1)  |
2008 |
DBLP DOI BibTeX RDF |
quad-core processors, parallel processing, benchmarks, HPC, multi-core processors |
| 75 | Pawel Gepner, David L. Fraser, Michal Filip Kowalik |
Performance Evolution and Power Benefits of Cluster System Utilizing Quad-Core and Dual-Core Intel Xeon Processors. |
PPAM |
2007 |
DBLP DOI BibTeX RDF |
dual-core processors, quad-core processors, parallel processing, benchmarks, HPC, multi-core processors |
| 59 | Kevin J. Barker, Kei Davis, Adolfy Hoisie, Darren J. Kerbyson, Michael Lang 0003, Scott Pakin, José Carlos Sancho |
Experiences in scaling scientific applications on current-generation quad-core processors. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
| 57 | José Carlos Sancho, Darren J. Kerbyson |
Analysis of double buffering on two different multicore architectures: Quad-core Opteron and the Cell-BE. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
| 54 | Subhash Saini, Andrey Naraikin, Rupak Biswas, David Barkai, Timothy Sandstrom |
Early performance evaluation of a "Nehalem" cluster using scientific and engineering applications. |
SC |
2009 |
DBLP DOI BibTeX RDF |
|
| 42 | John C. Linford, Adrian Sandu |
Optimizing large scale chemical transport models for multicore platforms. |
SpringSim |
2008 |
DBLP DOI BibTeX RDF |
IBM cell broadband engine, Intel quad-core xeon, time splitting, scalability, multicore, domain decomposition, chemical transport model |
| 39 | Sadaf R. Alam, Richard F. Barrett, Heike Jagode, Jeffery A. Kuehn, Stephen W. Poole, Ramanan Sankaran |
Impact of Quad-Core Cray XT4 System and Software Stack on Scientific Computation. |
Euro-Par |
2009 |
DBLP DOI BibTeX RDF |
|
| 37 | Pavan Yalamanchili, Sumod K. Mohan, Tarek M. Taha |
Implementing a hierarchical Bayesian visual cortex model on multi-core processors. |
ACM Southeast Regional Conference |
2009 |
DBLP DOI BibTeX RDF |
performance, measurement, experimentation |
| 36 | Rich Oehler |
Computer science - architecture - Re-inventing the x86 architecture: quad-core and beyond. |
SC |
2006 |
DBLP DOI BibTeX RDF |
|
| 34 | Viren Kumar, James P. Delgrande |
Optimal Multicore Scheduling: An Application of ASP Techniques. |
LPNMR |
2009 |
DBLP DOI BibTeX RDF |
clingo, edge cover, scheduling, multicore, ASP |
| 34 | Huanyu Ge, Haikun Jia, Wei Deng 0001, Ruichang Ma, Zhihua Wang 0001, Baoyong Chi |
19.5 A 13.7-to-41.5GHz 214.1dBc/Hz FoMT Quad-Core Quad-Mode VCO Using an Oscillation-Mode-Splitting Technique. |
ISSCC |
2024 |
DBLP DOI BibTeX RDF |
|
| 33 | Aamir Shafi, Jawad Manzoor |
Towards efficient shared memory communications in MPJ express. |
IPDPS |
2009 |
DBLP DOI BibTeX RDF |
|
| 33 | William Lloyd Bircher, Lizy K. John |
Analysis of dynamic power management on multi-core processors. |
ICS |
2008 |
DBLP DOI BibTeX RDF |
ACPI, performance, operating system, power management, multi-core |
| 31 | Miquel Pericàs, Adrián Cristal, Francisco J. Cazorla, Rubén González 0001, Daniel A. Jiménez, Mateo Valero |
A Flexible Heterogeneous Multi-Core Architecture. |
PACT |
2007 |
DBLP DOI BibTeX RDF |
|
| 30 | Qi Zhang, Yurong Chen 0001, Yimin Zhang 0002, Yinlong Xu |
SIFT implementation and optimization for multi-core systems. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
| 29 | Håkon Ording Bugge |
An evaluation of Intel's core i7 architecture using a comparative approach. |
Comput. Sci. Res. Dev. |
2009 |
DBLP DOI BibTeX RDF |
SPEC MPI2007, Nehalem, iCore7, Harpertown, Quad-Core, QuickPath Interconnect, Moore’s Law, Benchmarking, Stream, Micro-benchmarks |
| 27 | Jungyul Pyo, Youngmin Shin, Hoi-Jin Lee, Sung-il Bae, Min-Su Kim, Kwangil Kim, Ken Shin, Yohan Kwon, Heungchul Oh, Jaeyoung Lim, Dong-Wook Lee, Jongho Lee, Inpyo Hong, Kyungkuk Chae, Heon-Hee Lee, Sung-Wook Lee, Seongho Song, Chunghee Kim, Jin-Soo Park, Heesoo Kim, Sunghee Yun, Ukrae Cho, Jae Cheol Son, Sungho Park |
23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor. |
ISSCC |
2015 |
DBLP DOI BibTeX RDF |
|
| 27 | Gregory M. Rose, Kalle Lyytinen |
The Quad-Core Model of Information Systems Innovation: Identifying and Confirming the Role of Novel Technological Frames as a Supra-Innovation Core - The Case of Internet Induced IT Innovation. |
ICIS |
2001 |
DBLP BibTeX RDF |
|
| 24 | Ashley M. DeFlumere, Sadaf R. Alam |
Exploring multi-core limitations through comparison of contemporary systems. |
Richard Tapia Celebration of Diversity in Computing Conference |
2009 |
DBLP DOI BibTeX RDF |
performance evaluation and analysis, benchmarking, multi-core processor |
| 24 | Sadaf R. Alam, Pratul K. Agarwal, Scott S. Hampton, Hong Ong |
Experimental Evaluation of Molecular Dynamics Simulations on Multi-core Systems. |
HiPC |
2008 |
DBLP DOI BibTeX RDF |
Performance, Multicore, HPC, Molecular Dynamics Simulation |
| 24 | Inchoon Yeo, Chih Chun Liu, Eun Jung Kim 0001 |
Predictive dynamic thermal management for multicore systems. |
DAC |
2008 |
DBLP DOI BibTeX RDF |
temperature |
| 24 | Pedro Chaparro, José González 0002, Grigorios Magklis, Qiong Cai, Antonio González 0001 |
Understanding the Thermal Implications of Multi-Core Architectures. |
IEEE Trans. Parallel Distributed Syst. |
2007 |
DBLP DOI BibTeX RDF |
Activity Migration, Dynamic Voltage, Multi-Core Architectures, Frequency Scaling, Dynamic Thermal Management |
| 21 | Surendra Byna, Jiayuan Meng, Anand Raghunathan, Srimat T. Chakradhar, Srihari Cadambi |
Best-effort semantic document search on GPUs. |
GPGPU |
2010 |
DBLP DOI BibTeX RDF |
best-effort computing, dependency relaxation, supervised semantic indexing, GPGPU, CUDA, document search |
| 21 | Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum, Constantine D. Polychronopoulos |
Cache-aware partitioning of multi-dimensional iteration spaces. |
SYSTOR |
2009 |
DBLP DOI BibTeX RDF |
partitioning, parallel loops, iteration space |
| 21 | John C. Linford, John Michalakes, Manish Vachharajani, Adrian Sandu |
Multi-core acceleration of chemical kinetics for simulation and prediction. |
SC |
2009 |
DBLP DOI BibTeX RDF |
chemical kinetics, kinetic preprocessor, open-MP, multi-core, cell broadband engine, NVIDIA CUDA, atmospheric modeling |
| 21 | Ralph K. Cavin III, James A. Hutchby, Victor V. Zhirnov, Joe E. Brewer, George Bourianoff |
Emerging Research Architectures. |
Computer |
2008 |
DBLP DOI BibTeX RDF |
|
| 21 | Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum, Constantine D. Polychronopoulos |
Cache-aware iteration space partitioning. |
PPoPP |
2008 |
DBLP DOI BibTeX RDF |
load balancing, caches |
| 20 | Haikun Jia, Pingda Guan, Wei Deng 0001, Zhihua Wang 0001, Baoyong Chi |
A Low-Phase-Noise Quad-Core Millimeter-Wave Fundamental VCO Using Circular Triple-Coupled Transformer in 65-nm CMOS. |
IEEE J. Solid State Circuits |
2023 |
DBLP DOI BibTeX RDF |
|
| 20 | Chao Li, Jinhua Guo, Pei Qin, Quan Xue |
A Wideband Mode-Switching Quad-Core VCO Using Compact Multi-Mode Magnetically Coupled LC Network. |
IEEE J. Solid State Circuits |
2023 |
DBLP DOI BibTeX RDF |
|
| 20 | Yaqian Sun, Wei Deng 0001, Haikun Jia, Yejun He, Zhihua Wang 0001, Baoyong Chi |
A Compact and Low Phase Noise Square-Geometry Quad-Core Class-F VCO Using Parallel Inductor-Sharing Technique. |
IEEE J. Solid State Circuits |
2023 |
DBLP DOI BibTeX RDF |
|
| 20 | Pingda Guan, Haikun Jia, Wei Deng 0001, Ruichang Ma, Huabing Liao, Zhihua Wang 0001, Baoyong Chi |
A 25.0-to-35.9GHz Dual-Layer Quad-Core Dual-Mode VCO with 189.1dBc/Hz FoM and 200.2dBc/Hz FoMT at 1MHz Offset in 65nm CMOS. |
CICC |
2023 |
DBLP DOI BibTeX RDF |
|
| 20 | Xiangxun Zhan, Jun Yin 0001, Pui-In Mak, Rui Paulo Martins |
A 22.4-to-26.8GHz Dual-Path-Synchronized Quad-Core Oscillator Achieving -138dBc/Hz PN and 193.3dBc/Hz FoM at 10MHz Offset from 25.8GHz. |
ISSCC |
2023 |
DBLP DOI BibTeX RDF |
|
| 20 | Sriram Balamurali, Giovanni Mangraviti, Cheng-Hsueh Tsai, Piet Wambacq, Jan Craninckx |
Design and Analysis of 55-63-GHz Fundamental Quad-Core VCO With NMOS-Only Stacked Oscillator in 28-nm CMOS. |
IEEE J. Solid State Circuits |
2022 |
DBLP DOI BibTeX RDF |
|
| 20 | Satyam Shukla, Kailash Chandra Ray |
A Low-Overhead Reconfigurable RISC-V Quad-Core Processor Architecture for Fault-Tolerant Applications. |
IEEE Access |
2022 |
DBLP DOI BibTeX RDF |
|
| 20 | Yiyang Shu, Huizhen Jenny Qian, Xun Luo |
A 2-D Mode-Switching Quad-Core Oscillator Using E-M Mixed-Coupling Resonance Boosting. |
IEEE J. Solid State Circuits |
2021 |
DBLP DOI BibTeX RDF |
|
| 20 | Shuxin Ming, Jin Zhou 0001 |
A 19 GHz Circular-Geometry Quad-Core Tail-Filtering Class-F VCO with -115 dBc/Hz Phase Noise at 1 MHz Offset in 65-nm CMOS. |
ESSCIRC |
2021 |
DBLP DOI BibTeX RDF |
|
| 20 | Sriram Balamurali, Giovanni Mangraviti, Cheng-Hsueh Tsai, Piet Wambacq, Jan Craninckx |
A 55-63 GHz fundamental Quad-Core VCO with NMOS-only stacked oscillator in 28 nm CMOS. |
ESSCIRC |
2021 |
DBLP DOI BibTeX RDF |
|
| 20 | Haikun Jia, Wei Deng 0001, Pingda Guan, Zhihua Wang 0001, Baoyong Chi |
A 60GHz 186.5dBc/Hz FoM Quad-Core Fundamental VCO Using Circular Triple-Coupled Transformer with No Mode Ambiguity in 65nm CMOS. |
ISSCC |
2021 |
DBLP DOI BibTeX RDF |
|
| 20 | Hemanth Prabhu, Liang Liu 0002, Farhana Sheikh, Ove Edfors |
A 1070 pJ/b 169 Mb/s Quad-core Digital Baseband SoC for Distributed and Cooperative Massive MIMO in 28 nm FD-SOI. |
VLSI Circuits |
2021 |
DBLP DOI BibTeX RDF |
|
| 20 | Javad Bagherzadeh, Vishishtha Bothra, Disha Gujar, Sugandha Gupta, Jinal Shah |
Quad-Core RSA Processor with Countermeasure Against Power Analysis Attacks. |
CoRR |
2020 |
DBLP BibTeX RDF |
|
| 20 | Anirban Chakraborty 0004, Ayan Banerjee 0003 |
Modular and parallel VLSI architecture of multi-dimensional quad-core GA co-processor for real time image/video processing. |
Microprocess. Microsystems |
2019 |
DBLP DOI BibTeX RDF |
|
| 20 | Charlotte Frenkel, Jean-Didier Legat, David Bol |
MorphIC: A 65-nm 738k-Synapse/mm2 Quad-Core Binary-Weight Digital Neuromorphic Processor With Stochastic Spike-Driven Online Learning. |
IEEE Trans. Biomed. Circuits Syst. |
2019 |
DBLP DOI BibTeX RDF |
|
| 20 | Charlotte Frenkel, Jean-Didier Legat, David Bol |
MorphIC: A 65-nm 738k-Synapse/mm2 Quad-Core Binary-Weight Digital Neuromorphic Processor with Stochastic Spike-Driven Online Learning. |
CoRR |
2019 |
DBLP BibTeX RDF |
|
| 20 | Charlotte Frenkel, Jean-Didier Legat, David Bol |
A 65-nm 738k-Synapse/mm2 Quad-Core Binary-Weight Digital Neuromorphic Processor with Stochastic Spike-Driven Online Learning. |
ISCAS |
2019 |
DBLP DOI BibTeX RDF |
|
| 20 | David Murphy, Hooman Darabi |
A 27-GHz Quad-Core CMOS Oscillator With No Mode Ambiguity. |
IEEE J. Solid State Circuits |
2018 |
DBLP DOI BibTeX RDF |
|
| 20 | Yatao Peng, Jun Yin 0001, Pui-In Mak, Rui Paulo Martins |
Low-Phase-Noise Wideband Mode-Switching Quad-Core-Coupled mm-wave VCO Using a Single-Center-Tapped Switched Inductor. |
IEEE J. Solid State Circuits |
2018 |
DBLP DOI BibTeX RDF |
|
| 20 | J. Rimmelspacher, Robert Weigel, Amelie Hagelauer, Vadim Issakov |
A Quad-Core 60 GHz Push-Push 45 nm SOI CMOS VCO with -101.7 dBc/Hz Phase Noise at 1 MHz offset, 19 % Continuous FTR and -187 dBc/Hz FoMT. |
ESSCIRC |
2018 |
DBLP DOI BibTeX RDF |
|
| 20 | Fabio Padovan, Fabio Quadrelli, Matteo Bassi, Marc Tiebout, Andrea Bevilacqua |
A quad-core 15GHz BiCMOS VCO with -124dBc/Hz phase noise at 1MHz offset, -189dBc/Hz FOM, and robust to multimode concurrent oscillations. |
ISSCC |
2018 |
DBLP DOI BibTeX RDF |
|
| 20 | Andreas de Blanche, Thomas Lundqvist |
Disallowing Same-program Co-schedules to Improve Efficiency in Quad-core Servers. |
COSH/VisorHPC@HiPEAC |
2017 |
DBLP DOI BibTeX RDF |
|
| 20 | Benjamin Schwaller, Barath Ramesh, Alan D. George |
Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures for on-board space processing. |
HPEC |
2017 |
DBLP DOI BibTeX RDF |
|
| 20 | Abdurrachman Mappuji, Nazrul Effendy, Muhamad Mustaghfirin, Fandy Sondok, Rara Priska Yuniar, Sheptiani Putri Pangesti |
Study of Raspberry Pi 2 Quad-core Cortex A7 CPU Cluster as a Mini Supercomputer. |
CoRR |
2016 |
DBLP BibTeX RDF |
|
| 20 | Qian Liang, Jinhui Wang, Peiyuan Wan, Ligang Hou, Na Gong |
DCPG: Double-control power gating technique for a 28 nm Cortex™-A9 MPCore Quad-core processor. |
ASICON |
2015 |
DBLP DOI BibTeX RDF |
|
| 20 | Alice Wang, Tsung-Yao Lin, Shichin Ouyang, Wei-Hung Huang, Jidong Wang, Shu-Hsin Chang, Sheng-Ping Chen, Chun-Hsiung Hu, J. C. Tai, Koan-Sin Tan, Meng-Nan Tsou, Ming-Hsien Lee, Gordon Gammie, Chi-Wei Yang, Chih-Chieh Yang, Yeh-Chi Chou, Shih-Hung Lin, Wuan Kuo, Chi-Jui Chung, Lee-Kee Yong, Chia-Wei Wang, Kin Hooi Dia, Cheng-Hsing Chien, You-Ming Tsao, N. K. Singh, Rolf Lagerquist, Chih-Cheng Chen, Uming Ko |
10.3 heterogeneous multi-processing quad-core CPU and dual-GPU design for optimal performance, power, and thermal tradeoffs in a 28nm mobile application processor. |
ISSCC |
2014 |
DBLP DOI BibTeX RDF |
|
| 20 | Se-Hyun Yang, Jungyul Pyo, Youngmin Shin, Jae Cheol Son |
A 1.6 GHz quad-core application processor manufactured in 32 nm high-k metal gate process for smart mobile devices. |
IEEE Commun. Mag. |
2013 |
DBLP DOI BibTeX RDF |
|
| 20 | Roswan Ismail, Nor Asilah Wati Abdul Hamid, Mohamed Othman, Rohaya Latip |
Performance Analysis of Message Passing Interface Collective Communication on Intel Xeon Quad-Core Gigabit Ethernet and InfiniBand Clusters. |
J. Comput. Sci. |
2013 |
DBLP DOI BibTeX RDF |
|
| 20 | Shuai Wang, Jun Han 0003, Yang Li, Yifan Bo, Xiaoyang Zeng |
A 920MHz quad-core cryptography processor accelerating parallel task processing of public-key algorithms. |
CICC |
2013 |
DBLP DOI BibTeX RDF |
|
| 20 | Youngmin Shin, Ken Shin, Prashant Kenkare, Rajesh Kashyap, Hoi-Jin Lee, Dongjoo Seo, Brian Millar, Yohan Kwon, Ravi Iyengar, Min-Su Kim, Ahsan Chowdhury, Sung-il Bae, Inpyo Hong, Wookyeong Jeong, Aaron Lindner, Ukrae Cho, Keith Hawkins, Jae-Cheol Son, Seung Ho Hwang |
28nm high- metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor. |
ISSCC |
2013 |
DBLP DOI BibTeX RDF |
|
| 20 | Minsoo Kim, Joon Ho Song, Do Hyung Kim 0002, Shihwa Lee |
Hybrid partitioned H.264 full high definition decoder on embedded quad-core. |
IEEE Trans. Consumer Electron. |
2012 |
DBLP DOI BibTeX RDF |
|
| 20 | Minsoo Kim, Joon Ho Song, Do Hyung Kim 0002, Shihwa Lee |
Hybrid partitioned H.264 full high definition decoder on embedded quad-core. |
ICCE |
2012 |
DBLP DOI BibTeX RDF |
|
| 20 | Xiaojing Yin, Yongxin Zhu 0001, Liang Xia, Jingwei Ye, Tian Huang, Yuzhuo Fu, Meikang Qiu |
Efficient Implementation of Thermal-Aware Scheduler on a Quad-core Processor. |
TrustCom |
2011 |
DBLP DOI BibTeX RDF |
|
| 20 | Qiuming Luo, Chang Kong, Ye Cai, Gang Liu 0028 |
Performance Evaluation of OpenMP Constructs and Kernel Benchmarks on a Loongson-3A Quad-Core SMP System. |
PDCAT |
2011 |
DBLP DOI BibTeX RDF |
|
| 20 | Bao-Xia Fan, Liang Yang, Jiang-Mei Wang, Ru Wang, Bin Xiao 0006, Ying Xu, Dong Liu, Ji-Ye Zhao |
Physical Implementation of the 1GHz Godson-3 Quad-Core Microprocessor. |
J. Comput. Sci. Technol. |
2010 |
DBLP DOI BibTeX RDF |
|
| 20 | Hiroki Noguchi, Junichi Tani, Yusuke Shimai, Masanori Nishino, Shintaro Izumi, Hiroshi Kawaguchi 0001, Masahiko Yoshimoto |
A 34.7-mW quad-core MIQP solver processor for robot control. |
CICC |
2010 |
DBLP DOI BibTeX RDF |
|
| 20 | Blaine A. Stackhouse, Sal Bhimji, Chris Bostak, Dave Bradley, Brian S. Cherkauer, Jayen Desai, Erin Francom, Mike Gowan, Paul E. Gronowski, Dan Krueger, Charles Morganti, Steve Troyer |
A 65 nm 2-Billion Transistor Quad-Core Itanium Processor. |
IEEE J. Solid State Circuits |
2009 |
DBLP DOI BibTeX RDF |
|
| 20 | Kedarnath J. Balakrishnan, Grady Giles, James Wingfield |
Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor. |
IEEE Des. Test Comput. |
2009 |
DBLP DOI BibTeX RDF |
|
| 20 | Mingze Bai, Yusheng Dou, Hong Tang, Shixin Sun |
Performance of LAMMPS Code on Intel Quad-Core Xeon. |
NPC |
2009 |
DBLP DOI BibTeX RDF |
Performance LAMMPS multi-core |
| 20 | Binu P. John, Pradeep S. Nair, Eugene John, Fred W. Hudson |
Performance Measurement of Single, Dual and Quad Core Machines Using SPEC CPU2006. |
CDES |
2009 |
DBLP BibTeX RDF |
|
| 20 | Andrew Allen, Jay Desai, Frank Verdico, Ferd Anderson, David Mulvihill, Dan Krueger |
Dynamic frequency-switching clock system on a quad-core Itanium® processor. |
ISSCC |
2009 |
DBLP DOI BibTeX RDF |
|
| 20 | Pawel Gepner, David L. Fraser, Michal Filip Kowalik |
Evaluating Performance of New Quad-Core Intel®Xeon®5500 Family Processors for HPC. |
PPAM (1) |
2009 |
DBLP DOI BibTeX RDF |
|
| 20 | Kevin J. Barker, Kei Davis, Adolfy Hoisie, Darren J. Kerbyson, Michael Lang 0003, Scott Pakin, José Carlos Sancho |
A Performance Evaluation of the Nehalem Quad-Core Processor for Scientific Computing. |
Parallel Process. Lett. |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | Blaine A. Stackhouse, Brian S. Cherkauer, Michael K. Gowan, Paul E. Gronowski, Chris Lyles |
A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor. |
ISSCC |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | Dan Krueger, Erin Francom, Jack Langsdorf |
Circuit Design for Voltage Scaling and SER Immunity on a Quad-Core Itanium® Processor. |
ISSCC |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | Jie Chen 0010, William A. Watson III |
Software Barrier Performance on Dual Quad-Core Opterons. |
NAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | Abdul Waheed, Jianxun Jason Ding, Jingnan Yao, Laxmi N. Bhuyan |
Performance Characterization of a Dual Quad-Core Based Application Oriented Networking System. |
NAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | Tim Wood 0001, Grady Giles, Chris Kiszely, Martin Schuessler, Daniela Toneva, Joel Irby, Michael Mateja |
The Test Features of the Quad-Core AMD Opteron- Microprocessor. |
ITC |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | Georgi I. Radulov, Patrick J. Quinn, Hans Hegt, Arthur H. M. van Roermund |
A flexible 12-bit self-calibrated quad-core current-steering DAC. |
APCCAS |
2008 |
DBLP DOI BibTeX RDF |
|
| 20 | J. Dorsey, S. Searles, Michael Ciraula, S. Johnson, N. Bujanos, D. Wu, M. Braganza, S. Meyers, E. Fang, R. Kumar |
An Integrated Quad-Core Opteron Processor. |
ISSCC |
2007 |
DBLP DOI BibTeX RDF |
|
| 20 | Wei Li, Daniel Blakely, Scott Van Sooy, Keven Dunn, David Kidd, Robert Rogenmoser, Dian Zhou |
LVS verification across multiple power domains for a quad-core microprocessor. |
ACM Trans. Design Autom. Electr. Syst. |
2006 |
DBLP DOI BibTeX RDF |
LVS, multi-core microprocessor, physical verification |
| 19 | Michela Becchi, Surendra Byna, Srihari Cadambi, Srimat T. Chakradhar |
Data-aware scheduling of legacy kernels on heterogeneous platforms with distributed memory. |
SPAA |
2010 |
DBLP DOI BibTeX RDF |
accelerators, distributed memory, multi-core processors, runtime, heterogeneous platforms |
| 19 | Sander van der Maar, Kees Joost Batenburg, Jan Sijbers |
Experiences with Cell-BE and GPU for Tomography. |
SAMOS |
2009 |
DBLP DOI BibTeX RDF |
|
| 19 | Pascal Vezolle, Stéphane Vialle, Xavier Warin |
Large scale experiment and optimization of a distributed stochastic control algorithm. Application to energy management problems. |
IPDPS |
2009 |
DBLP DOI BibTeX RDF |
|
| 19 | Vikas Aggarwal, Yogish Sabharwal, Rahul Garg 0001, Philip Heidelberger |
HPCC Random Access benchmark for next generation supercomputers. |
IPDPS |
2009 |
DBLP DOI BibTeX RDF |
|
| 19 | Georgios Tournavitis, Zheng Wang 0001, Björn Franke, Michael F. P. O'Boyle |
Towards a holistic approach to auto-parallelization: integrating profile-driven parallelism detection and machine-learning based mapping. |
PLDI |
2009 |
DBLP DOI BibTeX RDF |
auto-parallelization, machine-learning based parallelism mapping, profile-driven parallelism detection, openmp |
| 19 | Noriko Takagi, Hiroshi Sasaki 0001, Masaaki Kondo, Hiroshi Nakamura |
Cooperative shared resource access control for low-power chip multiprocessors. |
ISLPED |
2009 |
DBLP DOI BibTeX RDF |
low power, chip multiprocessors, cache partitioning, dvfs, resource conflict |
| 19 | Rogelio Serrano, Juan J. Tapia, Oscar Montiel, Roberto Sepúlveda, Patricia Melin |
High Performance Parallel Programming of a GA Using Multi-core Technology. |
Soft Computing for Hybrid Intelligent Systems |
2008 |
DBLP DOI BibTeX RDF |
|
| 19 | Qian Diao, Justin J. Song |
Prediction of CPU idle-busy activity pattern. |
HPCA |
2008 |
DBLP DOI BibTeX RDF |
|
| 19 | Lei Li 0005, Wenjie Fu, Fan Guo 0006, Todd C. Mowry, Christos Faloutsos |
Cut-and-stitch: efficient parallel learning of linear dynamical systems on smps. |
KDD |
2008 |
DBLP DOI BibTeX RDF |
optimization, Kalman Filters, multi-core, OpenMP, Expectation Maximization (EM), linear dynamical systems |
| 19 | Subhash Saini, Dale Talcott, Dennis C. Jespersen, M. Jahed Djomehri, Haoqiang Jin, Rupak Biswas |
Scientific application-based performance comparison of SGI Altix 4700, IBM POWER5+, and SGI ICE 8200 supercomputers. |
SC |
2008 |
DBLP DOI BibTeX RDF |
|
| 19 | Andrew A. Chien |
Pervasive parallel computing: an historic opportunity for innovation in programming and architecture. |
PPoPP |
2007 |
DBLP DOI BibTeX RDF |
|
| 16 | Jilong Kuang, Laxmi N. Bhuyan |
LATA: a latency and throughput-aware packet processing system. |
DAC |
2010 |
DBLP DOI BibTeX RDF |
multicore architecture, packet processing, parallel-pipelining |
| 16 | Moinuddin K. Qureshi |
Adaptive Spill-Receive for robust high-performance caching in CMPs. |
HPCA |
2009 |
DBLP DOI BibTeX RDF |
|
| 16 | Philipp Kegel, Maraike Schellmann, Sergei Gorlatch |
Using OpenMP vs. Threading Building Blocks for Medical Imaging on Multi-cores. |
Euro-Par |
2009 |
DBLP DOI BibTeX RDF |
|
| 16 | Philip J. Vardon, Ioana Banicescu, Peter John Cleall, Hywel R. Thomas, Roger N. Philp |
Coupled thermo-hydro-mechanical modelling: A new parallel approach. |
IPDPS |
2009 |
DBLP DOI BibTeX RDF |
|
| 16 | Babak Salamat, Todd Jackson, Andreas Gal, Michael Franz |
Orchestra: intrusion detection using parallel execution and monitoring of program variants in user-space. |
EuroSys |
2009 |
DBLP DOI BibTeX RDF |
multi-variant execution, intrusion detection, vulnerability, multi-core processors, process monitoring |
| 16 | Matthew Curtis-Maury, Ankur Shah, Filip Blagojevic, Dimitrios S. Nikolopoulos, Bronis R. de Supinski, Martin Schulz 0001 |
Prediction models for multi-dimensional power-performance optimization on many cores. |
PACT |
2008 |
DBLP DOI BibTeX RDF |
dynamic concurrency throttling |
| 16 | Bingsheng He, Wenbin Fang, Qiong Luo 0001, Naga K. Govindaraju, Tuyong Wang |
Mars: a MapReduce framework on graphics processors. |
PACT |
2008 |
DBLP DOI BibTeX RDF |
GPGPU, MapReduce, data parallelism, graphics processor, multi-core processors, web analysis |
| 16 | John E. Savage, Mohammad Zubair |
A unified model for multicore architectures. |
IFMT |
2008 |
DBLP DOI BibTeX RDF |
multicore, memory hierarchy |
| 16 | Benjamin C. Lee, Jamison D. Collins, Hong Wang 0003, David M. Brooks |
CPR: Composable performance regression for scalable multiprocessor models. |
MICRO |
2008 |
DBLP DOI BibTeX RDF |
|
| 16 | Duo Li, Sheldon X.-D. Tan, Murli Tirumala |
Architecture-level thermal behavioral characterization for multi-core microprocessors. |
ASP-DAC |
2008 |
DBLP DOI BibTeX RDF |
|
| 16 | Fan Zhang 0092, Gang Wang 0001, Xiaoguang Liu 0001, Guangyi Sun, Xin Zhao, Jing Liu 0010, Guizhang Lu |
An Improved Parallel Implementation of 3-D DRIE Simulation on Multi-core Processors. |
HPCC |
2008 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #100 of 144 (100 per page; Change: ) Pages: [ 1][ 2][ >>] |
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")
data released under the ODC-BY 1.0 license