The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for phrase SPICE-models (changed automatically) with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1993-2004 (15) 2005-2018 (15) 2019 (3)
Publication types (Num. hits)
article(11) inproceedings(22)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 17 occurrences of 17 keywords

Results
Found 33 publication records. Showing 33 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
52Sridhar Tirumala, Yuri Mahotin, Xiao Lin, Victor Moroz, Lee Smith, S. Krishnamurthy, L. Bomholt, Dipu Pramanik Bringing Manufacturing into Design via Process-Dependent SPICE Models. Search on Bibsonomy ISQED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
38Yea-Ling Horng, Jing-Reng Huang, Tsin-Yuan Chang A realistic fault model for flash memories. Search on Bibsonomy Asian Test Symposium The full citation details ... 2000 DBLP  DOI  BibTeX  RDF NAND circuits, faulty behavior classification, NAND-type flash memory, SPICE models, flash cell models, circuit-level faulty behavior simulation, testing, fault model, fault modeling, fault simulation, flash memories, flash memories, circuit analysis computing, SPICE, integrated memory circuits
35Ning Lu Statistical Models and Frequency-Dependent Corner Models for Passive Devices. Search on Bibsonomy ISQED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF SPICE models, corner models, RF models, passive devices, statistical models
31Ning Lu, Judy H. McCullen Enablement of Variation-Aware Timing: Treatment of Parasitic Resistance and Capacitance. Search on Bibsonomy ISQED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
22Vipul Singhal, C. B. Keshav, K. G. Surnanth, P. R. Suresh Transistor Flaring in Deep Submicron-Design Considerations. Search on Bibsonomy ASP-DAC/VLSI Design The full citation details ... 2002 DBLP  DOI  BibTeX  RDF Deep Submicron (DSM), pullback, photolithography, Subwavelength-lithography, Optical Proximity Correction (OPC), SPICE-models, standard-ce1l library, Design for Manufacturability (DFM)
19Olga I. Gorbaneva Spice-Models with Independent Agents. Search on Bibsonomy Autom. Remote. Control. The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
19Ansgar Scheck, Gerhard Siemens, Tomas Schweigert, Vinay Nair The SAP Activate Method and Corresponding SPICE Models. Search on Bibsonomy EuroSPI The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
19Vazgen Sh. Melikyan, Meruzhan K. Martirosyan, Diana A. Virabyan, Hakob T. Kostanyan Development of Method for Automation of SPICE Models Generation. Search on Bibsonomy EWDTS The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
19Konstantin O. Petrosyants, N. I. Ryabov, E. I. Batarueva Compact SPICE Models of the Standard Layout Fragments in LSI Interconnections. Search on Bibsonomy EWDTS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
19Igor A. Kharitonov Electro-thermo-rad SPICE models for SOI/SOS MOSFETs. Search on Bibsonomy EWDTS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
19Mark M. Gourary, Sergey G. Rusakov, Sergey L. Ulyanov, Michael M. Zharov, A. E. Rassadin SPICE models of nonlinear capacitors for simulation of ferroelectric circuits. Search on Bibsonomy EWDTS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
19Xiang Gao, Zhengwei Du SPICE models of a multi-antenna system for transmitting and receiving. Search on Bibsonomy IET Circuits Devices Syst. The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
19Navid Paydavosi, Sriramkumar Venugopalan, Yogesh Singh Chauhan, Juan Pablo Duarte, Srivatsava Jandhyala, Ali M. Niknejad, Chenming Hu BSIM - SPICE Models Enable FinFET and UTB IC Designs. Search on Bibsonomy IEEE Access The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
19Dalibor Biolek, Viera Biolková, Zdenek Kolka Spice models of memristive devices forming a model of Hodgkin-Huxley axon. Search on Bibsonomy DSP The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
19Elissaveta Gadjeva, Marin Hristov Behavioral parameterized SPICE models of photovoltaic modules. Search on Bibsonomy MIXDES The full citation details ... 2013 DBLP  BibTeX  RDF
19Jordi Albo-Canals, Giovanni Egidio Pazienza A brief analysis of the main SPICE models of the memristor. Search on Bibsonomy ICECS The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
19Mohammad Javad Sharifi, Yasser Mohammadi Banadaki General SPICE Models for Memristor and Application to Circuit Simulation of Memristor-Based Synapses and Memory Cells. Search on Bibsonomy J. Circuits Syst. Comput. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
19Florin Constantinescu, Miruna Nitescu, Constantin Viorel Marin, Mihai Iordache, Lucia Dumitriu Implementation of 2D SPICE models for finding periodic steady state of strongly nonlinear RF-IC. Search on Bibsonomy ICECS The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
19Junlin Zhou, Mengzhang Cheng, Leonard Forbes SPICE models for flicker noise in p-MOSFETs in the saturationregion. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
19Dingming Xie, Mengzhang Cheng, Leonard Forbes SPICE models for flicker noise in n-MOSFETs from subthreshold tostrong inversion. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
19Scott Diamond, Bo Janko Extraction of Coupled SPICE Models for Packages and Interconnects. Search on Bibsonomy ITC The full citation details ... 1993 DBLP  DOI  BibTeX  RDF
17Manuel Sellier, Jean-Michel Portal, Bertrand Borot, Steve Colquhoun, Richard Ferrant, Frédéric Boeuf, Alexis Farcy Predictive Delay Evaluation on Emerging CMOS Technologies: A Simulation Framework. Search on Bibsonomy ISQED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Predictive SPICE Modeling, Interconnect Resistance, Buffer Insertion, Interconnect Delay
17Adrian Maxim, Danielle Andreu, Marc Cousineau, Jacques Boucher A novel SPICE behavioral macromodel of operational amplifiers including a high accuracy description of frequency characteristics. Search on Bibsonomy ISCAS (6) The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
16E. Seebacher, Gerhard Rappitsch, H. Höller Process Characterization for Low VTH and Low Power Design. Search on Bibsonomy PATMOS The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
14David San Segundo Bello, Ronald J. W. T. Tangelder, Hans G. Kerkhoff Modeling a Verification Test System for Mixed-Signal Circuits. Search on Bibsonomy IEEE Des. Test Comput. The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
12Klaus Hofmann, Manfred Glesner, Nicu Sebe, Anca Manuela Manolescu, Santiago Marco, Josep Samitier, Jean-Michel Karam, Bernard Courtois Generation of the HDL-A-model of a micromembrane from its finite-element-description. Search on Bibsonomy ED&TC The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
11Masaki Kondo, Hidetoshi Onodera, Keikichi Tamaru Model-adaptable MOSFET parameter-extraction method using an intermediate model. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1998 DBLP  DOI  BibTeX  RDF
9Bruno Apolloni, Simone Bassis, Cristian Mesiano, Salvatore Rinaudo, Angelo Ciccazzo, Angelo Marotta Statistical Parameter Identification of Analog Integrated Circuit Reverse Models. Search on Bibsonomy ICANN (1) The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
9Ying Chen, Karthik Ranganathan, Vasudev V. Pai, David J. Lilja, Kia Bazargan A Novel Memory Structure for Embedded Systems: Flexible Sequential and Random Access Memory. Search on Bibsonomy J. Comput. Sci. Technol. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF sequential access buffer, media benchmark, flexible sequential and random access memory, on-chip memory
9Alex Doboli, Nagu R. Dhanwada, Adrián Núñez-Aldana, Ranga Vemuri A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2004 DBLP  DOI  BibTeX  RDF genetic algorithms, branch-and-bound, performance estimation, VHDL-AMS, Analog synthesis
9Ying Chen, Karthik Ranganathan, Vasudev V. Pai, David J. Lilja, Kia Bazargan Enhancing the Memory Performance of Embedded Systems with the Flexible Sequential and Random Access Memory. Search on Bibsonomy Asia-Pacific Computer Systems Architecture Conference The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
9Dingming Xie, Leonard Forbes Phase noise on a 2-GHz CMOS LC oscillator. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
9S. Deuty, C. S. Mitter Transistor paradigm shift required to meet the power demands for microprocessors. Search on Bibsonomy IPCCC The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #33 of 33 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license