|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
No Growbag Graphs found.
|
|
|
Results
Found 4 publication records. Showing 4 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
114 | Dan Olson, K. Wayne Current |
Hardware Implementation of "Supplementary Symmetrical Logic Circuit Structure" Concepts. |
ISMVL |
2000 |
DBLP DOI BibTeX RDF |
MVL Hardware, Ternary Addition, MVL Structure, SUS-LOC |
106 | E. Kinvi-Boh, M. Aline, Olivier Sentieys, Edgar "Dan" Olson |
MVL circuit design and characterization at the transistor level using SUS-LOC. |
ISMVL |
2003 |
DBLP DOI BibTeX RDF |
|
83 | Emilia Sipos, Lelia Festila, Gabriel Oltean |
Towards Reconfigurable Circuits Based on Ternary Controlled Analog Multiplexers/Demultiplexers. |
KES (3) |
2008 |
DBLP DOI BibTeX RDF |
Analog multiplexer, reconfigurable circuit, transmission gate, CMOS transistors, SUS-LOC |
61 | Edgar "Dan" Olson |
Supplementary Symmetrical Logic Circuit Structure. |
ISMVL |
1999 |
DBLP DOI BibTeX RDF |
fully active, self sustaining |
Displaying result #1 - #4 of 4 (100 per page; Change: )
|
|