|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 18 occurrences of 13 keywords
|
|
|
Results
Found 5 publication records. Showing 5 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
1 | Vijay Janapa Reddi, Meeta Sharma Gupta, Glenn H. Holloway, Michael D. Smith 0001, Gu-Yeon Wei, David M. Brooks |
Predicting Voltage Droops Using Recurring Program and Microarchitectural Event Activity. |
IEEE Micro |
2010 |
DBLP DOI BibTeX RDF |
voltage noise, voltage emergencies, fault-tolerance, performance, reliability, inductive noise, dI/dt |
1 | Meeta Sharma Gupta, Krishna K. Rangan, Michael D. Smith 0001, Gu-Yeon Wei, David M. Brooks |
Towards a software approach to mitigate voltage emergencies. |
ISLPED |
2007 |
DBLP DOI BibTeX RDF |
dynamic optimization framework, voltage emergencies, hardware-software codesign, di/dt |
1 | Kim M. Hazelwood, David M. Brooks |
Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization. |
ISLPED |
2004 |
DBLP DOI BibTeX RDF |
voltage emergencies, power-aware computing, hardware-software co-design, dI/dt |
1 | Ed Grochowski, David Ayers, Vivek Tiwari |
Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation. |
HPCA |
2002 |
DBLP DOI BibTeX RDF |
Power delivery, supply voltage drop, simulation, microprocessor, inductive noise, di/dt |
1 | Suresh Rajgopal |
Challenges in Low Power Microprocessor Design. |
VLSI Design |
1996 |
DBLP DOI BibTeX RDF |
power benchmarks, latch power, idle power, active power, clock enabling, max power, thermal power, transient power, low-power, clock gating, microprocessor design, di/dt |
Displaying result #1 - #5 of 5 (100 per page; Change: )
|
|