|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 29 occurrences of 26 keywords
|
|
|
Results
Found 11 publication records. Showing 11 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
134 | Montek Singh, Steven M. Nowick |
Synthesis for logical initializability of synchronous finite-state machines. |
IEEE Trans. Very Large Scale Integr. Syst. |
2000 |
DBLP DOI BibTeX RDF |
|
110 | Montek Singh, Steven M. Nowick |
Synthesis for Logical Initializability of Synchronous Finite State Machines. |
VLSI Design |
1997 |
DBLP DOI BibTeX RDF |
|
68 | Kwang-Ting Cheng, Vishwani D. Agrawal |
Initializability Consideration in Sequential Machine Synthesis. |
IEEE Trans. Computers |
1992 |
DBLP DOI BibTeX RDF |
initializability, sequential machine synthesis, gate-level analysis tools., logic testing, finite-state machine, logic design, encoding, synchronisation, finite automata, state assignment, logic minimality, logic optimization, synchronizing sequences, state encoding |
57 | Jalal A. Wehbeh, Daniel G. Saab |
Initialization of sequential circuits and its application to ATPG. |
VTS |
1996 |
DBLP DOI BibTeX RDF |
initialization sequence, X-value simulation, functional initializability, VLSI, logic testing, integrated circuit testing, sequential circuits, sequential circuits, ATPG, automatic testing, integrated logic circuits, structural decomposition |
49 | Srimat T. Chakradhar, Savita Banerjee, Rabindra K. Roy, Dhiraj K. Pradhan |
Synthesis of initializable asynchronous circuits. |
IEEE Trans. Very Large Scale Integr. Syst. |
1996 |
DBLP DOI BibTeX RDF |
|
36 | Aaron P. Hurst, Alan Mishchenko, Robert K. Brayton |
Scalable min-register retiming under timing and initializability constraints. |
DAC |
2008 |
DBLP DOI BibTeX RDF |
min-area, retiming, initial state, sequential optimization |
36 | Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Giovanni Squillero |
Initializability analysis of synchronous sequential circuits. |
ACM Trans. Design Autom. Electr. Syst. |
2002 |
DBLP DOI BibTeX RDF |
Circuit initialization, Evolutionary Algorithms |
36 | Montek Singh, Steven M. Nowick |
Synthesis-for-Initializability of Asynchronous Sequential Machines. |
ITC |
1996 |
DBLP DOI BibTeX RDF |
|
36 | Savita Banerjee, Rabindra K. Roy, Srimat T. Chakradhar, Dhiraj K. Pradhan |
Signal Transition Graph Transformations for Initializability. |
EDAC-ETC-EUROASIC |
1994 |
DBLP DOI BibTeX RDF |
|
25 | Jalal A. Wehbeh, Daniel G. Saab |
Initialization of Sequential Circuits and its Application to ATPG. |
J. Electron. Test. |
1998 |
DBLP DOI BibTeX RDF |
verification, CAD, ATPG, initialization |
25 | Savita Banerjee, Rabindra K. Roy, Srimat T. Chakradhar |
Initialization issues in asynchronous circuit synthesis. |
J. Electron. Test. |
1996 |
DBLP DOI BibTeX RDF |
asynchronous circuit synthesis, initialization, signal transition graph |
Displaying result #1 - #11 of 11 (100 per page; Change: )
|
|