|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 4 occurrences of 4 keywords
|
|
|
Results
Found 5 publication records. Showing 5 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
82 | Hadi Esmaeilzadeh, Saeed Shamshiri, Pooya Saeedi, Zainalabedin Navabi |
ISC: Reconfigurable Scan-Cell Architecture for Low Power Testing. |
Asian Test Symposium |
2005 |
DBLP DOI BibTeX RDF |
|
30 | Fulvio Corno, Matteo Sonza Reorda, Giovanni Squillero |
An evolutionary algorithm for reducing integrated-circuit test application time. |
SAC |
2002 |
DBLP DOI BibTeX RDF |
interleaved-scan, test, evolutionary algorithm, computer aided design, full-scan |
21 | Nastaran Nemati, Mark C. Reed, Karl M. Fant, Paul Beckett |
Asynchronous interleaved scan architecture for on-line built-in self-test of null convention logic. |
ISCAS |
2016 |
DBLP DOI BibTeX RDF |
|
21 | Fulvio Corno, Matteo Sonza Reorda, Giovanni Squillero |
Reducing Test Application Time through Interleaved Scan. |
SBCCI |
2002 |
DBLP BibTeX RDF |
|
13 | Fulvio Corno, Matteo Sonza Reorda, Giovanni Squillero |
Evolutionary Techniques for Minimizing Test Signals Application Time. |
EvoWorkshops |
2002 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #5 of 5 (100 per page; Change: )
|
|