The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for phrase speed-independence (changed automatically) with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1994-2005 (13)
Publication types (Num. hits)
article(3) inproceedings(10)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 31 occurrences of 27 keywords

Results
Found 13 publication records. Showing 13 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
31Janusz A. Brzozowski, Kaamran Raahemifar Testing C-elements is not elementary. Search on Bibsonomy ASYNC The full citation details ... 1995 DBLP  DOI  BibTeX  RDF C-elements testing, gate circuits, C-element, CMOS implementations, logic testing, logic tests, asynchronous circuits, fault location, stuck-at faults, speed-independence
23Tarik Ono-Tesfaye, Christoph Kern, Mark R. Greenstreet Verifying a Self-Timed Divider. Search on Bibsonomy ASYNC The full citation details ... 1998 DBLP  DOI  BibTeX  RDF model checking, refinement, asynchronous, hardware verification, timing verification, self-timed, speed-independence
23Radu Negulescu Event-Driven Verification of Switch-Level Correctness Concerns. Search on Bibsonomy ACSD The full citation details ... 1998 DBLP  DOI  BibTeX  RDF switch-level, Verification, concurrency, safety, deadlock, asynchronous, event-driven, speed-independence, process spaces
17Martin E. Bush, Mark B. Josephs Some limitations to speed-independence in asynchronous circuits. Search on Bibsonomy ASYNC The full citation details ... 1996 DBLP  DOI  BibTeX  RDF
17Michael Kishinevsky, Jørgen Staunstrup Characterizing speed-independence of high-level designs. Search on Bibsonomy ASYNC The full citation details ... 1994 DBLP  DOI  BibTeX  RDF
17Michael Kishinevsky, Jørgen Staunstrup Mechanized Verification of Speed-independence. Search on Bibsonomy TPCD The full citation details ... 1994 DBLP  DOI  BibTeX  RDF
14D. J. Kinniment An evaluation of asynchronous addition. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 1996 DBLP  DOI  BibTeX  RDF
12William B. Toms, David A. Edwards Efficient synthesis of speed-independent combinational logic circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
12Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, Alexandre Yakovlev Decomposition and technology mapping of speed-independent circuits using Boolean relations. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
12Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexandre Yakovlev Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis. Search on Bibsonomy ED&TC The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
12Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, Alexandre Yakovlev Decomposition and technology mapping of speed-independent circuits using Boolean relations. Search on Bibsonomy ICCAD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF Boolean decomposition, decomposed logic sharing, design library, library matching, logic decomposition, logic resynthesis, signal insertion, two-input combinational gate, two-input sequential gate, optimization, technology mapping, circuit CAD, speed-independent circuits, netlist, complex gates, Boolean relations
10Alex Kondratyev, Michael Kishinevsky, Jordi Cortadella, Luciano Lavagno, Alexandre Yakovlev Technology Mapping for Speed-Independent Circuits: Decomposition and Resynthesis. Search on Bibsonomy ASYNC The full citation details ... 1997 DBLP  DOI  BibTeX  RDF combinational decomposition, sequential decomposition, monotonous cover, signal insertion, factorization, hazards, resynthesis, Speed-independent circuit
8Luciano Lavagno, Kurt Keutzer, Alberto L. Sangiovanni-Vincentelli Synthesis of hazard-free asynchronous circuits with bounded wire delays. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1995 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #13 of 13 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license