|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 7 occurrences of 7 keywords
|
|
|
Results
Found 2 publication records. Showing 2 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
46 | Chanyutt Arjhan, Raghvendra G. Deshmukh |
A Novel Fault-Detection Technique for The Parallel Multipliers and Dividers. |
Asian Test Symposium |
1999 |
DBLP DOI BibTeX RDF |
parallel divider, parallel-array divider, pf-model, summand-generator, summand-counter, multiple faults functional testing, design for testability, boundary scan, array multiplier, Parallel multiplier |
46 | Sung Je Hong |
The Design of a Testable Parallel Multiplier. |
IEEE Trans. Computers |
1990 |
DBLP DOI BibTeX RDF |
testable parallel multiplier, summand-counter, test generation, digital arithmetic, multiplying circuits |
Displaying result #1 - #2 of 2 (100 per page; Change: )
|
|