|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 6 occurrences of 6 keywords
|
|
|
Results
Found 3 publication records. Showing 3 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
64 | Mitrajit Chatterjee, Dhiraj K. Pradhan, Wolfgang Kunz |
LOT: logic optimization with testability-new transformations using recursive learning. |
ICCAD |
1995 |
DBLP DOI BibTeX RDF |
EX-OR gates, logic optimization with testability, multi-level logic circuits, tstfx, logic design, combinational circuits, logic CAD, gate level, random-pattern testability, recursive learning |
28 | Mitrajit Chatterjee, Dhiraj K. Pradhan, Wolfgang Kunz |
LOT: Logic Optimization with Testability. New transformations for logic synthesis. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1998 |
DBLP DOI BibTeX RDF |
|
28 | Chen-Huan Chiang, Sandeep K. Gupta 0001 |
Random pattern testable logic synthesis. |
ICCAD |
1994 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #3 of 3 (100 per page; Change: )
|
|